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We consider the problem of wiring together, in one layer, corresponding pairs of terminals 
located on either a printed circuit board (PCB) or on a VLSI chip. We assume that the 
terminals are located in two parallel rows on opposite sides of a channel. The channel width 
may either be fixed or variable. We further assume that the components (on which the 
terminals lie) do not restrict the routing. Corresponding to various natural restrictions that 
may be placed on the wiring, we define two classes of layouts and give polynomial-time 
algorithms which produce optimal layouts within the respective classes. In addition, we derive 
bounds which show that the layouts in one class may be significantly more compact than 
those in the other. The results which we present are applicable to PCB technology without 
qualification. With respect to VLSI technology, the results are applicable provided that a 
separate layer is available for routing. That is, a layer which is effectively insulated from the 
active circuits of the components. In addition, we show how one-layer routings obtained under 
the no component constraint assumption can be utilized for two-layer routing under a conven- 
tional VLSI model (i.e., one with component constraints). 
1. INTRODUCTION 
Recent advances in integrated circuit technology have led to a phenomenal 
increase in the achievable packing densities. Moreover, there is no reason to believe 
that the theoretical limit on packing densities has been reached. On the contrary, it is 
known that the packing densities currently employed in industry are about a hundred 
times below the theoretically achievable values [7]. Recently, several researchers 
[2-5, 8, 111 have considered certain idealized layout problems, with the hope that 
efficient algorithms for these problems will lead to algorithms for the more complex 
problems which are encountered in practice. In this paper we consider one such 
routing problem. We assume that the routing is to be done on a single layer, and that 
the layer is insulated from the active components of the chip. 
Our objective in this work is to study the relationship between routing in this no 
component constraint (NCC) model and routing in more traditional VLSI models. In 
particular, in Section 3 we give an algorithm which produces a certain class of one- 
layer routings under the NCC model. In Section 4 we show that these routings can be 
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significantly more compact than any one-layer routing obtained without the no 
component constraint assumption. These results emphasize the need for a wide range 
of models and routing algorithms to be formulated and analyzed, so that as VLSI 
technology changes, the appropriate routing methods for that technology can be 
selected from the spectrum of known methods. 
1.1. The No Component Constraints (NCC) Model 
In this section we describe the NCC model. As has been the usual practice, the 
VLSI routing model which provides the underlying framework for the routing 
problems discussed in this paper utilizes a unit square grid. Throughout the paper a 
grid point Z is specified by its Cartesian coordinates X, and Y,. In conjunction with 
this unit square grid, we make several assumptions. First, all components are 
rectangular in shape and are oriented with the sides parallel to the grid lines. Using 
rectangles to model components has been a popular approach [2-4, 8, 111, because it 
is reasonably consistent with the design rules for n-MOS technology [7] and also 
renders the problem tractable. Second, each component has some number of 
terminals lying on its perimeter. The terminals are assumed to lie only at vertices of 
the underlying grid. We ignore the “dimensions” of a terminal and assume that the 
terminals can be approximated by points. Third, wires connecting terminals of 
various components are assumed to lie along the grid. Finally, we assume that all of 
the wires lie in a single layer and that the only other objects in that layer are the 
terminals. In particular, there is no a priori restriction on the placement of the wires 
due to the locations of the components, except that the locations of the components 
determine the locations of the terminals. That is, the active circuits of each 
component are effectively insulated from the layer where the routing will be done. 
The NCC model described above is similar to the “one-active-level” realization of 
three-dimensional VLSI proposed by Rosenberg [9]. In that realization, active 
components are present only at one level of the chip and all additional levels are used 
solely for routing. The NCC model can also be viewed as a model for the routing of 
printed circuit boards (PCBs), since the no component constraints assumption is 
inherent to the routing problem for PCBs. In fact, the routings given in this paper for 
use with the NCC model are particularly attractive for PCBs because the wiring is 
done on a single layer, thus minimizing the number of vias. For an alternative 
approach to PCB routing, see [lo]. 
1.2. The Two-Row Routing Problem I 
Each of the problems studied in this paper is a particular version of the two-row 
routing problem. In this section we describe that problem and the variations which we 
study. 
1.2.1. Basic Definitions 
We are given two (horizontal) parallel rows of n terminals each. We denote the 
terminals of the upper row as {ui) and those of the lower row as {li} for 1 < i < n. 
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The numbering of the terminals is from left to right. Each pair of terminals (Ui, li), is 
called a corresponding pair. The two rows of terminals are separated by a distance d. 
Each horizontal grid line between the terminal rows (including the terminal rows 
themselves) is an internal track. The internal tracks are numbered from 0 through d, 
starting from the lower row. An external track is a horizontal grid line which is not 
an internal track. The external tracks lying above the upper row of terminals are 
numbered d + 1, d + 2,..., and the external tracks lying below the lower row of 
terminals are numbered -1, -2,.... In addition, we say that each track is composed of 
(an infinite number of) grid segments of unit length as defined by the underlying grid. 
The infinite vertical pile of grid segments between any two adjacent vertical grid lines 
forms a grid cylinder. The region separating the two rows of terminals is the channel, 
and the rectangle defined by the two rows of terminals and the two vertical lines 
passing through the leftmost and rightmost terminals is the base. 
A wire segment s is an ordered pair of grid points: (g,, g2). Grid point g, is the 
start point of s and g, is the end point of s. Note that all wire segments are either 
horizontal or vertical since wires lie along the grid. Moreover, a wire segment 
s = (gl, g2) is an internal segment, if both g, and g, lie within the base, and is an 
external segment, if at least one of g, and g, lies outside the base and s does not 
intersect the base boundary at points other than g, and g,. Figure 1 shows these 
segment types. 
Wire i (denoted W’), connecting the corresponding pair (ui, li), consists of a 
sequence of wire segments (s,, s, ,..., sk_, , sk), k > 1, such that: 
1. The start point of s, is ui. 
2. The end point of sk is li. 
3. The end point of s, = the start point of s,+, for 1 < r < k - 1. 
A wire W utilizes track t if the start point or the end point of any wire segment in W 
lies on track t. 
1.2.2. Layouts 
A set L = { W’ : 1 < i < n) constitutes a circuit layout. A circuit layout L is valid if 
the wires in L do not intersect in any fashion. A consequence of this definition is that 
the tracks corresponding to the two rows of terminals can be used for routing only so 
H G 
FIG. 1. Examples of types of wire segments. A, B, C, D-grid points defining the base; (A, D). 
(P, Q)-internal segments; (F, G), (G, Hj-external segments. Terminals are denoted by 0; d = 2. 
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long as the wire segments lying in those tracks do not intersect the terminals, except 
as the start point or the end point of some wire. 
By restricting the nature of wires in a layout, we obtain different classes of layouts. 
We call a wire composed entirely of external segments an external wire, and a wire 
composed entirely of internal segments an internal wire. In this paper we deal with 
two classes of valid circuit layouts: 
1. Fully internal layouts where each wire is an internal wire. Note that these 
layouts can be used for one-layer routing under a model with component constraints. 
2. Internakxternal layouts where each wire is either an internal wire or an 
external wire. That is, no wire has both an internal segment and an external segment. 
Note that each external wire utilizes a pair of external tracks-one above the base 
and one below the base. By allowing external wires, the layout “spreads” along both 
the horizontal and vertical directions. The layout shown in Figure 1 is an internal- 
external layout. 
Notice that the class of internal-external layouts forms a superset of the class of 
fully internal layouts. A study of successively richer classes of layouts should provide 
specific insights into the theoretical and practical problems encountered in the routing 
process. An investigation of internal-external layouts constitutes the next logical step 
in that progression. 
1.2.3. Problem Variations 
In general, the goal of the two-row routing problem is to produce a valid circuit 
layout in which corresponding pairs have been wired together in an optimal fashion. 
Typical criteria for optimality include minimum wire length [ 111, minimum number 
of tracks, and minimum area of enclosing rectangle [3,4]. In this paper, our primary 
concern will be to minimize the area of the rectangle enclosing the circuit layout. 
Minimizing the area of the enclosing rectangle is natural for the problems we 
consider since the layouts grow in both the horizontal and vertical directions. 
Further, when the channel width is fixed, a layout with the least area of the enclosing 
rectangle uses the least number of tracks. Given a circuit layout L, we let SIZE(L) be 
the area of the smallest rectangle enclosing that layout. In addition, we let 
TRACKS(L) be the number of distinct tracks utilized by wires in L. Throughout the 
paper, an optimal layout within a class of layouts will be a layout which minimizes 
SIZE(L) over all layouts L in that class. 
In subsequent sections, we investigate the two classes of circuit layouts mentioned 
above. For each class we examine two versions of the two-row routing problem. In 
the fixed channel problem we assume that the channel width (d) is fixed. In the 
variable channel problem, we are interested, given a particular configuration of 
terminals, in finding an optimal layout over all values of d. That is, in optimizing the 
routing, we have the freedom to specify the channel width. 
In order to simplify the specification of the algorithms which we present, we 
assume that for each i, 1 < i < n, li does not lie strictly to the left of the vertical line 
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passing through ui. We call a set of terminals with this property a right oriented 
group. A left oriented group can be visualized as a mirror image of a right oriented 
group. The algorithms we present can be readily modified to accommodate arbitrary 
sets of terminals by first partitioning the corresponding pairs into maximal 
cardinality sets of consecutive corresponding pairs, such that the corresponding pairs 
within each set form either a right oriented group or a left oriented group. 
2. FULLY INTERNAL LAYOUTS 
In this section we give an O(n’) algorithm’ which produces an optimal fully 
internal layout for the fixed channel two-row routing problem, if such a layout exists. 
That is, given a fixed channel width, and the restriction to internal wires, it may be 
that there is no fully internal layout. In that instance, the algorithm merely reports the 
nonexistence of such a layout. If a fully internal layout does exist, the algorithm 
produces a fully internal layout which uses a minimum number of tracks and for 
which the area of the smallest enclosing rectangle is minimized over all fully internal 
layouts. 
Our purposes in studying this algorithm before considering internal-external 
layouts are twofold. First, this provides us with a measure of layout size against 
which internal-external layouts can be compared. Second, we will use a slightly 
modified version of the algorithm given in this section as a subroutine in the 
algorithm we give for producing internal-external layouts (Section 3). 
Algorithm LO WEST 
Input: A right oriented group of n corresponding pairs of terminals and a channel 
width d> 1. 
output: A fully internal layout L, connecting each corresponding pair, if such a 
layout exists. If a layout L is produced, then the values of SIZE(L) and TRACKS(L) 
are minimized over ail fully internal layouts. 
Method: This algorithm tries to produce a fully internal layout by placing each 
wire on the lowest possible track over every grid cylinder. Wire 1 is laid out in the 
obvious way using just track 0. Subsequently, the layout of each wire may be viewed 
as a “contour.” The algorithm computes the contour for wire i from that of wire 
i - 1, by letting the former stay as close to the latter as possible. In other words, wire 
i approaches wire i - 1 to within unit distance. Since a wire is composed of an alter- 
nating sequence of horizontal and vertical wire segments, it suffices to determine only 
the horizontal segments in the sequence. The details of the algorithm are given in 
Fig. 2. 
’ This algorithm was independently obtained by Dolev ef al. [2]. 
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begin (* ---- Algorithm LOWEST ---- *) 
Connect (u,, I,) utilizing track 0 (if necessary); 
for i +- 2 to n do 
begin 
CURRENT POINT c (Xyi, Y,,); 
repeat 
T+ the lowest track t such that the vertical line segment from CURRENT POINT to its 
projection onto t does not intersect wire i - 1 (in the worst case T= d); 
P + the projection of CURRENT POINT onto track T, 
if (T # 0) then 
begin 
Z + the right end point of wire i - 1 on track T-l; 
P’+(X,+l,Yz+l); 
if (T=dandXP,>Xui+,) 
then print “There is no fully internal layout” and stop; 
Include (P, P') as the next horizontal segment of wire i; 
CURRENT POINT + P'; 
end; 
until (T = 0); 
if (P # li) 
then include (P, li) as the last horizontal segment of wire i; 
end; 
end; (* ---- of LOWEST ---- *) 
FIG. 2. An algorithm to produce optimal fully internal layouts. 
2.1. Proof of Correctness of LO WEST 
To prove that the algorithm given above is correct we require several definitions 
regarding the topology of wires used in the layout. In particular, a wire segment 
s = (g, , g2) is monotonic if Xp, < XB2 and Yg, > Y,, . A wire is monotonic if each wire 
segment used in that wire is monotonic. Intuitively, a monotonic wire is one which 
does not “double back” in any fashion. Finally, a monotonic circuit layout is one in 
which each of the wires in the layout is monotonic. We have the following lemma 
about monotonic layouts: 
LEMMA 1. For every non-monotonic fully internal layout L there exists a 
monotonic fully internal layout L’ such that SIZE(L’) < SIZE(L) and 
TRACKS(L’) < TRACKS(L). 
Proof. Suppose that L is a fully internal layout containing non-monotonic wires. 
This means that some wire in L “doubles back,” either horizontally or vertically. We 
show here how to remove a single instance of non-monotonicity. By repeating this 
process an appropriate number of times each wire in L is rendered monotonic. The 
transformation given below does not increase either the number of tracks or the area 
of the smallest enclosing rectangle for the layout. 
Consider the least k such that wire k is not monotonic. We assume without loss of 
generality that this wire “doubles back” horizontally. That is, let (A, B), (B, C), and 
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(C, 0) be consecutive segments of wire k, with (B, C) a vertical segment and (A, B) 
and (C, D) being horizontal segments. Assume that D is to the right of A, that D is 
not a terminal, and that (D, Y) is the vertical segment of wire k following (C, D)---see 
Fig. 3. Replace the wire segments (A, B), (B, C), (C, D), and (D, Y) by the segments 
(A, X) and (X, Y), where X is the point at which the vertical line from D intersects 
the track that (A,B) lies on. Note that if Y lies on a track above D, then this 
replacement removes both a vertical “doubling back” and a horizontal “doubling 
back.” 
If D is not to the right of A, or if D is a terminal, a straightforward modification of 
the above process again yields a layout L’ with one less instance of non- 
monotonicity. I 
We note that any layout produced by LOWEST is a monotonic layout. In the 
remainder of this section, we restrict our attention to monotonic layouts. We can 
make several observations about such layouts. First, given a layout L, we can speak 
unambiguously about the track utilized by any wire over any grid cylinder. Second, 
given wires k - 1 and k, and grid cylinders g and g - 1, if wire k - 1 utilizes track T 
over g - 1, and wire k utilizes track T’ over g, then T’ > T (since wires cannot 
intersect). 
LEMMA 2. Let L be a laq’out produced by LOWEST, and let L’ be any monotonic 
fully internal layout. Then for every k, 1 < k < n, and for every grid cylinder g, wire k 
in L’ utilizes a track numbered no lower than the track utilized by wire k in L. 
Proof. The proof is by induction on k. The result clearly holds for k = 1, so 
consider any k > 1, and any grid cylinder g. Assume that wire k in L lies on track T 
over g and that wire k in L’ lies on track T’. Consider the value of T. If T = 0, then 
the lemma holds trivially, so assume that T > 0. It follows from the specification of 
LOWEST that wire k in L was placed on track T over grid cylinder g, because wire 
k - 1 in L lies on track T - 1 over g - 1. By the induction hypothesis, wire k - 1 in 
L’ lies on a track numbered no less than T’ - 1 over g - 1. The lemma follows since 
this implies that T’ > T. 1 
From the above lemma it follows that any layout produced by LOWEST utilizes a 
minimum number of tracks. Moreover, for any layout L produced by LOWEST, 
wire k 
FIG. 3. Removing non-monotonicity. 
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SIZE(L) is equal to the area of the base. This is the minimum possible area for a 
rectangle enclosing the layout. Thus: 
THEOREM 1. If LOWEST produces a fully internal layout L, then both SIZE(L) 
and TRACKS(L) are minimized over all fully internal layouts. 
To conclude this section, several comments are in order. First, it follows from the 
monotonicity condition of Lemma 1 that the layout L produced by LOWEST also 
minimizes the total wire length used by any fully internal layout. Second, the layouts 
produced by LOWEST are optimal for a class of layouts slightly larger than the class 
of fully internal layouts. This class of layouts consists of wire segments which are 
restricted to lie within the channel separating the two rows of terminals, but not 
necessarily within the base. This means that wires may lie outside of the base in the 
X-direction, but not in the Y-direction. The only layouts in this class which are not 
fully internal are non-monotonic layouts having wires that “double back” outside of 
the base. It follows from Lemma 1 that these layouts have no advantage over 
monotonic fully internal layouts. Finally, we note that a straightforward modification 
to LOWEST yields an algorithm producing optimal fully internal layouts for the 
variable channel two-row routing problem. As in the fixed channel case, a monotonic 
layout L is produced for which SIZE(L), TRACKS(L), and total wire length are 
minimized over all fully internal layouts. 
2.2. Running Time of LOWEST 
LEMMA 3. Any algorithm producing fully internal layouts requires Q(n*) time in 
the worst case. 
Proof. Figure 4 shows the only optimal fully internal layout for the configuration 
of terminals given there. Because there are in’ + n horizontal segments in this layout, 
any algorithm producing it requires Q(n’) time. I 
THEOREM 2. The worst case running time of LOWEST is O(n’). 
Proof. Consider the specification of LOWEST. The for-loop is executed n - 1 
times, once for each of the wires 2,3 ,..., n. To determine each horizontal segment of 
these wires, T, P, and P’ are calculated. Because the layout for wire i consists of at 
i1 %/2 % 
d = n/2 
FIG. 4. Worst case example for Lemma 3. 
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most i horizontal segments, the total number of calculations is O(n’). The value of T 
can be determined simply by examining the position of wire i - 1 in the vicinity of 
the vertical line from CURRENT POINT. The determination of P is easy since the 
X-coordinate of P is the same as that of CURRENT POINT and the Y-coordinate of 
P is the same as that of any point on track T - 1. The calculation of P’, as in the 
case of T, involves just the examination of wire i - 1. By keeping track of the most 
recently examined position of wire i - 1 (as the contour of wire i is determined), we 
guarantee that each of these examinations of wire i - 1 requires but constant time. 1 
3. INTERNAL-EXTERNAL LAYOUTS WITH FIXED CHANNEL WIDTH 
In this section, we give an O(n’) algorithm which produces an optimal internal- 
external layout for the fixed channel two-row routing problem. We view the internal- 
external layout model as a generalization of the fully internal layout model. In fact, 
our algorithm for the fixed channel internal+xternal layout problem produces a fully 
internal layout whenever such a layout exists. In Section 4, we show that when the 
channel width is variable, the internal-external layouts can be considerably smaller in 
area than fully internal layouts. Note that, unlike the fully internal case, there always 
exists an internal+xternal layout for any configuration (by making all wires 
external). 
3.1. An Algorithm to Produce Internal-External Layouts 
Before presenting the algorithm we have the following observation: For fixed 
channel widths, an internal-external layout with a minimum area enclosing rectangle 
is one in which the number of external wires is minimized+ With this observation in 
mind, consider again algorithm LOWEST. That algorithm produces a fully internal 
layout using the minimum number of tracks by “packing” the wire segments in a 
compact manner. This feature can be exploited in devising an algorithm which 
produces optimal internal+xternal layouts. If each internal wire is routed in the 
manner of LOWEST we expect to “pull in” a maximum number of wires, thereby 
minimizing the number of external wires. This is the approach taken in the following 
algorithm. 
Algorithm INTEXT 
Input: A right oriented group of n corresponding pairs of terminals and a channel 
width d> 1. 
Output: An internal-external layout L such that SIZE(L) and TRACKS(L) are 
minimized over all internal+xternal layouts. 
Method: Beginning with wire 1, we use LOWEST to determine whether a wire 
can be routed internally. If not, the wire is labeled “external.” At the end, the wires 
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begin (* ---- Algorithm INTEXT ---- *) 
EXTERNAL + 0; 
for i +- 1 to n do 
begin 
Try to route wire i internally using LOWEST”; 
if (unsuccessful) 
end; 
then EXTERNAL + EXTERNAL U (i); 
for 7-t 1 to [(EXTERNALI/ do 
begin 
IV+- min(i : i E EXTERNAL); 
EXTERNAL + EXTERNAL - (W); 
Route wire W externally, using tracks -T and d + T. 
The wire should go to the left of the base; 
if EXTERNAL # 0 
then begin 
end; 
end; 
W + max(i : i E EXTERNAL); 
EXTERNAL + EXTERNAL - (IV}; 
Route wire W externally, using tracks -T and d + T. 
The wire should go to the right of the base; 
end; 
(* ---- end of INTEXT ---- *) 
’ Note. The use of LOWEST here requires two simple modifications to the algorithm as described in 
Section 2: 
(1) The placement of wire i is determined not by the “contour” of wire i - 1, but rather by the 
“contour” of the most recent internally routed wire. 
(2) The vertical line from CURRENT POINT to P’ should avoid intersecting the terminals on 
the lower row belonging to wires which have been labeled “external” as well as the most recent inter- 
nally routed wire. 
FIG. 5. An algorithm to produce internal-external layouts. 
labeled “external” are suitably routed on the external tracks. The details of the 
algorithm are given in Fig. 5. 
Note that the worst case running time of INTEXT is O(n’) since the dominant 
time in INTEXT is due to the use of LOWEST whose running time was shown to be 
O(n’). As before, this is the best possible running time. 
3.2. Proof of Correctness of INTEXT 
We establish the correctness of INTEXT by proving that the number of internal 
wires produced by INTEXT is no less than that in an optimal internal-external 
layout. It follows that the layout produced by INTEXT has no more external wires 
than in an optimal internal-external layout. Since INTEXT routes the external wires 
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in the most compact manner, it follows that the layout produced by INTEXT is 
optimal. 
Consider a right oriented group with n corresponding pairs and a channel width of 
d. Let IE,, IE, ,..., IE, be the indices, in ascending order, of the internal wires in the 
layout produced by INTEXT for that configuration of terminals. Similarly, let OPT,, 
OPT,,..., OPT, be the indices of the internal wires (also in ascending order) in an 
optimal internal-external layout. The following lemma relates these two sequences of 
indices. 
LEMMA 4. For 1 <j < min(m, k}, IE, ,< OPT,. 
Proof. The proof is by induction on j. If j = 1, then INTEXT routes wire 1 inter- 
nally, hence IE, = 1 and IE, < OPT,. Thus, we assume that j > 1, and that the 
lemma holds for wires l,..., j - 1. By way of contradiction, suppose that IEj > OPT,,. 
This implies that wire OPT, is external in the layout produced by INTEXT. Let 
(E, E’) denote the corresponding pair connected by OPT,. Consider why wire OPT, 
was routed externally by INTEXT. There must be a segment A, of wire IEj_l on 
track d - 1 over grid cylinder Z - 1 to the left of terminal E (Fig. 6a). Since in 
INTEXT the internal wires are routed using LOWEST, there must be a segment A, 
of wire IEj_, on track d - 2 over grid cylinder Z - 2. Continuing inductively, there is 
a “backward chain” of wire segments A,, A, ,..., A, corresponding to the wires IEjp,, 
I&* ,..., IE,imd on the tracks d - 1, d - 2 ,..., 0, over grid cylinders Z - 1, Z - 2 ,..., 
Z-d. Note that because this chain ends with A, on track 0, over grid cylinder 
Z - d, there cannot be a wire segment below A, over Z - d. 
Now consider the optimal layout and in particular internal wire OPT,. There are 
two possibilities for the track T used by wire OPTj over grid cylinder Z just to the 
right of E. 
FIG. 6. Proof of Lemma 4. 
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Case 1. T < d - 1. In this case, there must be a segment A ; of wire OPT,i_, 
over grid cylinder Z - 1, since there is a segment A 1 of wire IEj_, over Z - 1 and 
IEj_i < OPT,_ 1 < OPT,. In order to accommodate OPTj on track T < d - 1, the 
wire segment A ‘1 must lie on a track numbered no more than d - 2 over Z - 1. That 
is, A ‘1 lies strictly below A 1 over Z - 1. Similarly, there must be a segment A; of wire 
OPTj_z over grid cylinder Z - 2 and this must be strictly below the segment A, of 
wire IEj_ *. Inductively, we conclude that the wire segment A; of wire OPTjpd lies 
strictly below the wire segment A, of wire IEj_d over grid cylinder Z-d. This is a 
contradiction. 
Case 2. T = d. Let F be the terminal immediately to the right of E on the upper 
row of terminals. Since in the optimal layout wire OPTj utilizes track d, there is at 
least one grid point between E and F. Let F’ be the grid point between E and F which 
is just to the left of F. Thus, wire OPTj cannot extend beyond F’ on track d (Fig. 6b). 
Again consider why INTEXT was unable to route wire OPTj on track d. It must be 
that the segment of wire IEj_ 1 on track d - 1 extends at least up to the vertical line 
passing through F’. Using the same arguments as in Case 1 (essentially treating F’ as 
the point E of Case l), we can again derive a contradiction. 1 
THEOREM 3. Let k and m be the number of internal wires in the layout produced 
by INTEXT and in an optimal internal-external layout, respectively. Then m < k. 
Proof. Consider a configuration with n wires. Suppose m > k. From the 
specification of INTEXT it follows that wire n is internal. Thus IE, = n. From 
Lemma 4, OPT, > IE,. Thus OPT, 2 n. But since OPTk+ , > OPT,, it follows that 
OPT, + 1 > n, which is impossible since there are only n wires. Thus m < k. 1 
4. INTERNAL-EXTERNAL LAYOUTS WITH VARIABLE CHANNEL WIDTH 
Here we consider the problem of finding optimal internal-external layouts for the 
variable channel two-row routing problem. We present two results. First, we give an 
O(n”) algorithm for finding such a layout. Second, we give a bound on the 
improvement obtainable with respect to the size of the enclosing rectangle, when 
internal+xternal layouts are used instead of fully internal layouts. Moreover, we 
show that this result is the best possible. 
4.1. An Algorithm for Use with Variable Channel Widths 
In this section we give a simple polynomial-time algorithm for generating an 
optimal internal+xternal layout when the channel width is variable. We begin by 
noting that INTEXT (with a running time of O(n’)) produces optimal layouts for the 
fixed channel problem. This suggests the following O(n”) algorithm for the variable 
channel problem: 
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Run INTEXT n - 1 times, once for each possible channel width, obtaining 
internal-external layouts L,, L*,..., L,_, . Here Li is the optimal layout having 
channel width i. Choose the channel width i, for which SIZE(L,) is a minimum. 
Although simply stated, this algorithm is relatively powerful. For example, it can be 
used in the following slightly more complicated version of the variable channel two- 
row routing problem: Often in producing a layout, the presence of other components 
on a VLSI chip (via imposed channels) restricts the length of the enclosing rectangle 
for that layout. This constraint can be transformed into one on the number of 
external wires. In this case, we simply run the above algorithm and choose that 
channel width for which the imposed constraint is satisfied and the area of the 
enclosing rectangle is minimized. 
The running time of the above algorithm could be improved if we could avoid the 
linear search over all possible channel widths. However, a fast systematic search 
method (such as binary search) does not seem to be readily applicable. This is 
because, for some configurations, the area of the layout (as a function of the channel 
width) exhibits many local minima and so it would be difficult to locate the global 
minimum by “probing” at a small number of values of channel width. 
4.2. A Bound on the Improvement Obtainable with Internal-External Layouts 
THEOREM 4. Given C, a configuration of terminals, let L, be an optimal fully 
internal layout for C, and let L be an optimal internal-external layout for C. Then 
SIZE(L,)/SIZE(L) < O(fi) and this is the best possible result. 
Intuitively, the proof of the upper bound proceeds as follows: We begin with an 
optimal fully internal layout and examine the effect of converting certain wires from 
internal to external, with a view to collapsing the structure, thereby allowing a 
reduction in the channel width. The cutoff point for this reduction is achieved when 
the decrease in the area of the base is less than the increase in the area of the 
enclosing rectangle (due to the now external wires). These ideas are formalized below. 
Let C be a configuration of n corresponding pairs of terminals, and assume that an 
optimal fully internal layout L, for C utilizes I, tracks. Now consider an optimal 
internal-external layout L for C. We are interested in obtaining a lower bound on the 
number of internal tracks utilized by L. We expect this bound to be a function of 
both I,, and k, the number of external wires in L. Together with k, this bound gives a 
bound on SIZE(L). 
Assume that the external wires in L have indices i, , i, ,..., i,. These wires induce 
k + 1 sub-configurations of C: C, , C, ,..., Ck+ r, where: 
C, consists of corresponding pairs 1 through i, - 1, 
C k+, consists of corresponding pairs i, + 1 through n, 
Cj (2 ,< j < k) consists of corresponding pairs ii_, + 1 through ij - 1. 
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These sub-configurations consist of consecutive sets of corresponding pairs which are 
connected by internal wires in L. Note that some sub-configurations may be empty. 
Corresponding to sub-configuration Cj we let Sj denote the minimum number of 
tracks utilized by any fully internal layout for Cj. In particular, Sj is a lower bound 
on the number of internal tracks utilized by L when restricted to Cj. 
In addition to the layout L, we consider a related internal external layout L’ 
having k - 1 external wires. These wires have indices i, through i,_ 1. These are same 
as the first k - 1 external wires in L. We define Cl,, C; ,..., CL and S;, S; ,..., SL, 
similarly to those defined for L. Note that Sl = Si for 1 < i < k - 1, and that 
(external) wire i, in L splits CL into C, and Ck+ 1. The next lemma relates SA, S,, 
and Sktl. 
LEMMA 5. S,+Sk+,>S;-1. 
ProoJ Let L” be a fully internal layout for C; (as produced by LOWEST) which 
utilizes a minimum number of tracks. In L”, let S[ be the number of tracks utilized 
by wires connecting corresponding pairs in C,, and let St+ 1 be the number of tracks 
utilized by wires connecting corresponding pairs in C,, r, but not utilized by wires 
connecting corresponding pairs in C,. Clearly, S; + S;, , > S; - 1, and S, = S[, 
since the corresponding layouts can be produced in an identical fashion by 
LOWEST. Now consider S/+ 1. If S;,, = 0 then S, + Sk+ 1 > Si + S,(!+ 1 > S; - 1, 
and the lemma is proved. Thus, assume that S$‘+ r > 0. 
In L”, consider the wires which utilize tracks in the range (SL - S[+ 1 + 1,s;). 
(These wires may utilize other tracks as well.) In particular, consider a wire X which 
utilizes track S; - S[+ , + 1. Let g be a grid cylinder where X utilizes that track. We 
claim that in L, X utilizes a track numbered at least 1 over g. The reasoning is as 
follows: In L” wire X is on track S; - S[+ 1 + 1, because there is a segment of wire 
X- 1 on track S;-S[+i in the preceding grid cylinder. If k < X - 1 then wire X - 1 
in Cktl forces wire X to lie on a track numbered at least 1. If k = X - 1 then placing 
X on track 0 would not be possible since wire X would then intersect terminal I, (this 
is a right oriented group). Thus X utilizes a track numbered at least 1. It follows by 
induction that if in L” a wire X utilizes track S; - St+ 1 + i over a grid cylinder g, 
then in L, X utilizes a track numbered at least i over g. Since some wire in L” utilizes 
a track S;, some wire in L utilizes a track &I$$+ 1. Thus, at least S[+ 1 tracks would 
be required for a fully internal layout of Ck+ 1. Hence Sk+ I > .S:+ , and S, + S, + , > 
s;+s;+,>s;-1. 1 
LEMMA 6. C;='; Si> I,-k. 
Proof. The proof is by induction on k, the number of external wires in the layout 
L. When k = 1 it follows from Lemma 5 that S, + S, > S; - 1 =I,, - 1. Thus, 
consider any k > 1 and assume that the lemma is true for k - 1. Then, 
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ktl k-l 
‘- si= x Si+(SkfSk+l) 
1% i=l 
k-l 
> c s;+s;-1 (by definition and Lemma 5) 
i=l 
= 6 q-1 
,r, 
>11,-(k- l)- 1 (by the induction hypothesis) 
= I, - k. I 
LEMMA 7. Let Ik = max{ S, , S, ,..., Sk+ 1 }. Then I, > (I, - k)/(k + 1). 
ProoJ: From Lemma 6, (k + 1) I, > Cfz: Si > I, -k. a 
We are now ready to complete the proof of the upper bound. We again consider 
the optimal internal-external layout L. Recall that L has k external wires. Using the 
notation from Lemma 7, the channel width used by L is at least I, - 1. If W denotes 
the length of the base, then 
SIZE(L) > (w + k)(l, + k - 1) 
>(W+k) 
I,, - k 
-+k-1 (by 
Tedious but straightforward manipulations show that 
SIZE(L) = Q( W JI,). 
Hence, the ratio of the area of an optimal fully internal 
optimal internal-external layout L is: 
SIZE(L,)ISIZE(L) < O(I+%I(WJI,)) 
= O(v$) 
Lemma 7). 
layout L, to that of an 
< O(fi) since I, < n. 
To see that the bound given above is the best possible upper bound, consider the 
configuration shown in Fig. 7(a). The base for this configuration has length n and 
width n - 1. We choose n such that n =p2 - 2 for some integer p. Thus p = O(fi). 
An optimal fully internal layout is also shown in Fig. 7a. The area of this layout is 
n(n - 1) = (p” - 2)(p2 - 3). 
An internal-external layout for this configuration can be obtained by routing every 
(p - 1)th wire externally. This introduces p external wires and the configuration gets 
split into (p + 1) sub-configurations, each containing (p - 2) wires. For each of these 
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T 
d d = OtJii) 
FIG. 7. A configuration achieving the ratio O(fi). (a) A fully internal layout - SIZE = O(n'). (b) 
An internakxternal layout with O(G) spacing-SIZE = O(n”‘). 
sub-configurations, there is a fully internal layout with a channel width not exceeding 
(p - 1). Th e e c osing rectangle is shown in Fig. 7b. The area of this rectangle is at n 1 
most 2p(n - 1 +p) = 2p(p* +p - 3). Hence the ratio of the areas is B(p) = G(6) 
since p = 0(&i). I 
We also note that a simple calculation shows that for the internal-external layout 
of Fig. 7b, the total wire length has also decreased by a factor of O(fi) from that of 
the fully internal solution of Fig. 7a. 
It is interesting to investigate whether the area may be further reduced by 
considering a class of layouts, which properly includes the internal-external class. In 
[6] we introduced the class of Mixed Layouts in which a wire may be composed of 
both internal and external wire segments. There we showed that when the channel 
width is fixed, mixed layouts can lead to an improvement in area of O(n) over 
internal+xternal layouts. The O(n) improvement also holds for the number of tracks. 
However, we know of no polynomial algorithms for producing such layouts. 
5. TWO-LAYER ROUTINGS WITH COMPONENT CONSTRAINTS 
As noted earlier, under the NCC model, we assume that the active circuits of each 
component lie in layers which are insulated from the layer used to do the routing. 
Quite clearly, it is this assumption which permits internal-external layouts. In what 
follows we describe how internal-external layouts can be adapted for use in a conven- 
tional VLSI model with component constraints provided two layers are available for 
routing, as opposed to just one layer. 
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We assume that there are two layers available for routing, and that the routing, on 
both layers, is restricted to the channel between the two components. The channel 
width is variable. Horizontal segments are placed on one layer and vertical segments 
on the other. Crossovers of horizontal and vertical segments are allowed, but 
overlapping segments are not. Now, suppose L is an internal-external layout which 
requires a channel width of d and routes k wires externally. For simplicity we assume 
that k is even. Layout L is realized, in two layers, using a channel width of d + k + 2, 
and with the layout lying entirely within that channel as follows: Each terminal is 
connected (using a single vertical segment) to a contact point lying on a track at a 
distance of k/2 + 1 from the terminal. These contact points are now treated as 
terminals and the layout L is realized as such, with horizontal segments in one layer 
and vertical segments in the other. The channel width of d + k + 2 is sufficient to 
ensure that this layout can be done without interference from the two components. A 
layout produced in this manner is valid except that the first and the last segments of 
each external wire will overlap the vertical segments connecting the appropriate 
terminals to their contact points. This difficulty is remedied by not placing the 
contact points for external wires at a distance of k/2 + 1 from the terminals, but 
rather, for each external wire, on the first horizontal track used by that wire. An 
example is shown in Fig. 8. 
It is interesting to compare the layouts obtained using the above technique to the 
layouts obtained using the conventional two-layer routing model. Consider the “shift- 
right-one” configuration of terminals shown in Fig. 7a. In [I], Brown and Rivest 
present a technique to obtain a lower bound on the number of tracks required for a 
configuration, under the two-layer wiring model. In particular, they show that the 
“shift-right-one” configuration requires at least \/2n tracks. For this configuration, 
our algorithm produces an internal-external layout using at most 3 fi tracks 
(Fig. 7b), thus approaching the lower bound to within a small constant factor. 
a 
f 
5 
1 
I 
d2 
1 
FIG. 8. A two-layer realization of an internal-external layout. (-) wire segments on layer 1; 
(---) wire segments on layer 2; (0) terminals; (0) contact points; d 1 : optimal channel width; d, : initial 
channel width. 
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6. CONCLUSIONS 
In this paper, we have examined the two-row routing problem under the no 
component constraints model. We have considered two classes of layouts and 
presented efficient algorithms for producing these layouts. We have shown that the 
algorithms for the fixed channel problem may be extended in a straightforward 
manner to solve the corresponding variable channel problem. We have also shown 
that for the variable channel problem, internal-xternal layouts may be considerably 
more compact than fully internal layouts. Further, we have presented a method to 
realize internal-external layouts using the conventional two-layer routing model. 
New wiring models obtained by relaxing restrictions on conventional wiring 
models constitute a major source of open problems. However, when we consider less 
restrictive wiring models, the problem of obtaining optimal layouts appears to 
become more difficult. For instance, there is an O(n*) algorithm for the variable 
channel fully internal layout problem, whereas our algorithm for the corresponding 
internal+xternal layout problem runs in time O(n”). It would be interesting to 
investigate whether there is a faster algorithm for this problem. The next larger class 
in our hierarchy, namely, the class of mixed layouts, can offer further reductions in 
the area of the layout. In view of this advantage, mixed layouts seem worthy of 
further study. 
It is also interesting to study other routing problems under the NCC model. For 
example, we can allow the top-bottom connection to be an arbitrary permutation. 
Note that in such a case, a fully internal layout will not exist, in general, for any 
channel width, but it may be possible to have an internal-external layout. However, 
determining the conditions under which an arbitrary permutation admits of an 
internal-external layout remains an open problem. 
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